DEVELOPING CFD APPLICATIONS IN A WORLD FILLED WITH GPUS 12 WHAT YOU NEED TO KNOW MATT BETTENCOURT, DEVTECH



HISTORICAL PERSPECTIVE WHY YOU SHOULD CARE ABOUT GPUS



YOUR GRANDPARENTS





By Morn - Own work, CCO, https://commons.wikimedia.org/w/index.php?curid=32719361

A BRIEF HISTORY OF SUPERCOMPUTING Three main generations of supercomputing







YOUR PARENTS





- In the origins of computing memory access was free, all the cost was in FLOPS
- Today, FLOPS are (mostly) free once you have the data on the CPU/GPU
- Roofline models are hardware specific plots of potential and achieved performance
 - Peak performance is plotted against "arithmetic intensity"
 - Arithmetic intensity is the number of floating point operations per byte loaded

 - y = y + 10 * x + x * x + 0.5 * x * x * x has two loads of 8 bytes and 8 operations, intensity of 0.5 This would have a peak 400 GFLOP in the graph below
- In the olden days, an arithmetic intensity of 1, or less, would give you peak performance
- On an A100, you need 10-50 for peak performance
- How does one increase arithmetic intensity?
 - This is a function of the algorithm
 - Matrix-Matrix-Multiply (theoretical)
 - Operations are 2N³ memory accesses are 16N²
 - Intensity as high as 1/8th the matrix dimension
 - Low order finite difference have compute intensities around 0.1 to 1.0
 - High order methods improve on this greatly
- Algorithms will have to change to be efficient on modern hardware

A TREND THROUGH HISTORY Roofline model as a way to understand performance









- Radical shifts in hardware will occur in your professional lifetime I've developed software for all three generations listed here
- Complexity will increase
- Every new generation will have to deal with the challenges of the previous generation Tools, languages and libraries will help hide the complexity What we learn today will guide the way we solve things tomorrow As computers get faster, the speed of light doesn't change
- - Memory speed and latency become more and more important
 - Hardware folks will try to hide this latency by more cache and other tricks One will have to reuse the data once it has been brought to the computing engine
- Algorithms will have to adjust to make the most from the new hardware The "fastest" algorithm isn't always the fastest

WHAT HAS HISTORY TAUGHT US



BUT WHAT IS A GPU







SO, WHAT MAKES A GPU DIFFERENT?

GPUs are about concurrency

Many independent tasks operating at the same time Many - 10s of thousands



INTEGRATION OF GPUS INTO SYSTEMS

- Systems have CPUs 10% of the FLOPS
- Large system memory
- GPUs 90% of the FLOPS
 - Small(er) memory 80G
 - Low(er) bandwidth to system memory – 900GB/s
 - Each thread is slower than CPU





SUMMIT COMPUTE NODE

2 Power9 IBM CPUs 6 NVIDIA V100 NVLINK Interconnect



- What is inside of a GPU?
- Clock 1410 MHz
- Processors
 - 108 SM Streaming Multiprocessors
 - Basic unit of computing inside of a GPU
 - 32 FP64 computational threads
 - Can perform 32 FMA/cycle

FLOPS = 108 SMs*32 Threads*1.41GHz*2 = 9.7TFLOP

- Memory, different types of memory
 - HBW memory (16-80G), L2 Cache 40MB, L1/shared 164K/SM, Texture
 - Each thread can request 1 double per clock cycle

$Mem = 108 SMs^*32 Threads^*1.41GHz *8B = 78TB/s$

OK, that's what it can request, but 1.6TB/s is what it can deliver

Schedulers - the unsung hero

GPUs - 5x FLOPS and 10x memory bandwidth CPUs

A LOOK INSIDE THE GPU This is similar to what is in Leonardo





SM

PCI Express 4.0 Host Interface												
			GigaThread Engine	with MIG Control								
TPC TPC TPC SM	GPC TPC TPC TPC SM SM SM SM	TPC TPC TPC SM SM SM SM	TPC SM SM SM SM SM SM SM SM SM SM SM	GPC TPC TPC TPC SM SM SM SM SM SM	TPC TPC SM SM	TPC TPC BM BM B	TPC TPC BM BM BM	TPC TPC TPC TP BM BM B				
L2 0	Cache					L2 Cache						
SM SM SM SM SM SM SM TPC TPC TPC	SM SM SM	SM SM SM SM SM TPC TPC	SM SM SM SM SM SM TPC TPC	SM S	SM SM SM	SM SM SM SM TPC TPC GPC	SM SM SM SM SM TPC	SM SM SM SM SM SM TPC TPC TPC TPC				
14	14	Tł.	High-Spe	eed Hub	*	N	44	**-				
NVLink	NVLink	NVLink	NVLink	NVLink	NVLink	NVLink	NVLink	NVLink				

L1 Instruction Cache

L0 Instruction Cache	L0 Instruction Cache										
Warp Scheduler (32 thread/clk)	Warp Scheduler (32 thread/clk)										
Dispatch Unit (32 thread/clk)	Dispatch Unit (32 thread/clk)										
Register File (16,384 x 32-bit)	Register File (16,384 x 32-bit)										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64	TENSOR COR									
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
32 INT32 FP32 FP32 FP64	INT32 INT32 FP32 FP32 FP64										
D/ LD/ LD/ LD/ LD/ LD/ LD/ LD/ ST ST ST ST ST	LD/ LD/ LD/ LD/ LD/ LD/ ST ST ST ST ST ST ST	LD/ LD/ ST ST SF									







GPUS, WHAT ARE THEY GOOD FOR?



GPUs are most efficient at a particular type of work

WITH GPUS, WHY DO WE HAVE CPUS

With the performance of GPUs, why do we still have CPUs? GPUs have a much slower clock speed than CPUs Streaming Multiprocessor (SM) are well, streaming **Designed for SIMT**





TAKE THIS CAT IMAGE

Let's improve this image



FIRST WE BREAK IT UP ACROSS BLOCKS AND SEND TO SM



1. Overlay with a grid



EVERY PART OF THE IMAGE GETS A BUNCH OF THREADS



1. Overlay with a grid



2. Operate on blocks within the grid

Blocks execute independently GPU is oversubscribed with blocks





1. Overlay with a grid

EACH THREAD MODIFIES ITS PORTION



2. Operate on blocks within the grid

Blocks execute independently GPU is oversubscribed with blocks









3. Many threads work together in each block for local data sharing



THAT DATA IS WRITTEN BACK TO MEMORY



Now your cat image is a dog

Your CFD variables are updated





NOW THAT YOU CARE ABOUT GPUS HOW TO USE THEM



YOU HAVE OPTIONS WHEN PROGRAMMING FOR A GPU

- When GPUs first came out you had Cuda and everything was manual 1. You can use language standard features 2. You can use directive based languages
- Today you still have Cuda and you can still do everything yourself However, today you have lots of options

- - 3. You can use frameworks that abstract the hardware away
 - 4. You can use libraries
 - 5. You can write native Cuda
- Starting with a new code versus an existing code can really affect what path you take



CUDA C/C++

CUDA 1.0

CUDA Fortran

OpenACC

OpenMP

StdPar

Fortran 2008 Specification

2010 2007

PGI 2009

GPU PROGRAMMING MODELS A brief history



NVHPC 20.11

NVHPC 20.11

2022





Accelerated Standard Languages

```
std::transform(par, x, x+n, y, y,
    [=](float x, float y){ return y + a*x;
}
);
```

```
do concurrent (i = 1:n)
  y(i) = y(i) + a*x(i)
enddo
```

```
import legate.numpy as np
\bullet \bullet \bullet
def saxpy(a, x, y):
     y[:] += a*x
```

Math

Core

NVIDIA Compiler and Language Support

Incremental Portable Optimization

```
#pragma acc data copy(x,y) {
\bullet \bullet \bullet
#pragma acc parallel loop
for (i=0; i<n; i++) {</pre>
  y[i] += a * x[i];
\bullet \quad \bullet \quad \bullet
#pragma omp target data map(x,y) {
• • •
#pragma omp target teams loop
for (i=0; i<n; i++) {</pre>
  y[i] += a * x[i];
• • •
```

Communication

Data Analytics

Acceleration Libraries

https://developer.nvidia.com/nvidia-hpc-sdk-downloads

Platform Specialization

```
global
void saxpy(int n, float a,
           float *x, float *y) {
 int i = blockIdx.x*blockDim.x +
          threadIdx.x;
 if (i < n) y[i] += a*x[i];
int main(void) {
  • • •
  cudaMemcpy(d x, x, ...);
  cudaMemcpy(d_y, y, ...);
  saxpy<<<(N+255)/256,256>>>(...);
 cudaMemcpy(y, d_y, ...);
```

AI

Quantum





Ø



WHAT IS THE GPU GEARBOX?

The GPU gearbox is a mental model for thinking about programming models, to deliver the best performance at different levels of developer effort and specialization.

Think about torque, not speed...

First Gear

ISO standard parallelism: Easiest to adopt. Maximum portability. Good performance in a subset of use cases.

Second Gear

Performance libraries: Peak performance for supported features, which include a wide range of common patterns in linear algebra, machine learning and data analysis.

Third Gear

Directives and Pragmas: Easy to adopt. Good portability. Great performance in many use cases.

Fourth Gear





Ø



WHAT IS THE GPU GEARBOX?

The GPU gearbox is a mental model for thinking about programming models, to deliver the best performance at different levels of developer effort and specialization.

Think about torque, not speed...

First Gear

ISO standard parallelism: Easiest to adopt. Maximum portability. Good performance in a subset of use cases.

Second Gear

Performance libraries: Peak performance for supported features, which include a wide range of common patterns in linear algebra, machine learning and data analysis.

Third Gear

Directives and Pragmas: Easy to adopt. Good portability. Great performance in many use cases.

Fourth Gear





L)



WHAT IS THE GPU GEARBOX?

The GPU gearbox is a mental model for thinking about programming models, to deliver the best performance at different levels of developer effort and specialization.

Think about torque, not speed...

First Gear

ISO standard parallelism: Easiest to adopt. Maximum portability. Good performance in a subset of use cases.

Second Gear

Performance libraries: Peak performance for supported features, which include a wide range of common patterns in linear algebra, machine learning and data analysis.

Third Gear

Directives and Pragmas: Easy to adopt. Good portability. Great performance in many use cases.

Fourth Gear





L)



WHAT IS THE GPU GEARBOX?

The GPU gearbox is a mental model for thinking about programming models, to deliver the best performance at different levels of developer effort and specialization.

Think about torque, not speed...

First Gear

ISO standard parallelism: Easiest to adopt. Maximum portability. Good performance in a subset of use cases.

Second Gear

Performance libraries: Peak performance for supported features, which include a wide range of common patterns in linear algebra, machine learning and data analysis.

Third Gear

Directives and Pragmas: Easy to adopt. Good portability. Great performance in many use cases.

Fourth Gear





L)



WHAT IS THE GPU GEARBOX?

The GPU gearbox is a mental model for thinking about programming models, to deliver the best performance at different levels of developer effort and specialization.

Think about torque, not speed...

First Gear

ISO standard parallelism: Easiest to adopt. Maximum portability. Good performance in a subset of use cases.

Second Gear

Performance libraries: Peak performance for supported features, which include a wide range of common patterns in linear algebra, machine learning and data analysis.

Third Gear

Directives and Pragmas: Easy to adopt. Good portability. Great performance in many use cases.

Fourth Gear



AND THEN THERE ARE FRAMEWORKS

- Frameworks try to abstract the hardware from the application code
 - Kokkos is one such abstraction
- Frameworks can be difficult to retrofit into your application.
 - Does the framework manage the data for you?
 - Does the framework manage MPI for you, ghost exchanges?
 - Does the framework manage the discretization for you?
- Frameworks can disappear, it could have been a PhD project
- Frameworks can make your life much easier
 - But it can be hard to work outside what they intended you to do
- Frameworks can hide complexity
 - But can also inhibit performance
- Frameworks can let you code to any backend
 - Develop with CPU threads
 - Deploy on GPUs
- By this definition, the C++ stdpar is a framework





```
Kokkos::View<double*> x("x",n), y("y",n);
Kokkos::parallel_for(n,KOKKOS_LAMBDA(int i)
   { y(i) += a*x(i); }
```



VECTOR ADDITION Memory bandwidth

$$\forall i : Z_i = a \times X_i + Y_i$$



https://developer.nvidia.com/blog/even-easier-introduction-cuda/







CUDA Python

CuPy

Fortran StdPar

OpenMP Fortran

OpenACC Fortran (loop)

OpenACC Fortran (kernels)

CUDA Fortran

C++ StdPar

OpenMP C++

OpenACC C++ (loop)

CUDA C++

CUBLAS C++

OpenMP C

OpenACC C (loop)

Vector Addition: Z = a * X + Y

% of CUDA C++



100%





CUDA Python CuPy Fortran StdPar (loops) **OpenMP Fortran OpenACC Fortran (loop) OpenACC Fortran (kernels)** Fortran StdPar (intrinsic) **CUDA Fortran** C++ StdPar OpenMP C++ OpenACC C++ (loop) CUDA C++ CUBLAS C++ OpenMP C **OpenACC C (loop) OpenACC C (kernels)**

Matrix Transpose: B = B + A^T



100%



0% 10%

OpenMP Fortran OpenACC Fortran (loop) OpenACC Fortran (kernels)

Fortran StdPar (loops)

Fortran StdPar (intrinsic)

C++ StdPar

CuPy

OpenMP C++

OpenACC C++ (loop)

CUTENSOR C++

CUBLAS C++

OpenMP C

OpenACC C (loop)

OpenACC C (kernels)

Matrix Multiplication: C = C + A * B

% of CUBLAS (DGEMM)





WHAT PARADIGM SHOULD YOU USE

Well, it depends

For a lot of applications standard languages work very well Specific kernels require special attention Libraries - Matrix math, FFTs, tensor contractions and others Using a mixture of different paradigms can give you the best of all worlds



NOW THAT YOU KNOW WAYS TO USE GPUS WHAT ARE THE KEYS TO USING THEM



FLOPS - Floating Point Operations Per Second Memory Latency - Time between memory request and arrival Memory Bandwidth - How much memory comes per second Shared Memory - Local fast shared memory to a SM Compute Intensity - FLOPS/BYTE

IT'S ALL ABOUT THE MEMORY FLOPS are free

Simple definitions



Tota

- Peak FP32
- Peak FP64 TFLOP/s (nor
 - Peak FP64 TFLOP/s
 - Tensor Core I
 - Shared Memory
 - L2 Ca
 - Memory Ba
 - GPU Bo
 - **NVLink Inter**

THE NVIDIA AMPERE GPU ARCHITECTURE These are the resources that are available

SMs	108
threads	221,184
TFLOP/s	19.5
n-tensor)	9.7
(tensor)	19.5
Precision	FP64, TF32, BF16, FP16, I8, I4, B1
y per SM	160 kB
ache Size	40960 kB
ndwidth	1555 GB/sec
ost Clock	1410 MHz
rconnect	600 GB/sec

ARITHMETIC INTENSITY=9.7/1.555=6.25 Well, we want doubles, 8x!! We need to use every load 50x







Peak FP64 GigaFLOPs Memory B/W (GB/sec) Compute Intensity

NOT JUST A GPU ISSUE



N V

IDIA A100	Intel Xeon 828
9700	2190
1555	131
50	134

CPU

SEC 446 K3RG2G7 OBWWGCH D	
SEC 446 K3RG2G2 CAM DBMNGCH	
SEC 446 K3RG2G2 OBMMGCH	

30 AMD Rome 7742 2300 204 90



THERE IS STILL A LOT OF MEMORY BANDWIDTH Your milage will very

Depending on how you access memory will greatly affect bandwidth!

Why?





Activate row and pull data into sense amplifiers This destroys data in the row as capacitors drain











			C	olı	JM	n	D	ec	00	lei				
														▦╩╗
		C	6	ns	P	Δn	nn	lif	iei	ς				
										5				
έ. Έ.	τ, τ,	ţ,	÷	Ê.	Ê.	ţ,	÷	Ê.	Ê.	Ê.	_ ٹرین	_ ثريب	ţ,	
±	έ, Έ	ŧ,	ŧ	÷	Ê.	ŧ	Ê.	Ê.	÷	Ê.		Ê,	ţ,	
ΞŢ,	τ, Έ	ţ	÷	Ê.	Ê	÷	Ê.	Ê.	Ê.	Ê		Ê	Ţ Ţ	
Ę,	τ, Ξ	ţ,	Ê.	Ê	Ê.	ţ,	÷.	Ê	Ê.	Ê.	ţ	Ę	ţ,	
έ,–	÷.	ŧ	÷~	÷,	Ê.	ŧ.	÷~	Ê.	÷.	Ê.	ŧ,	ţ.	ŧ	
έ, Έ	Ξ,	Ê.	÷~	÷,	Ê.	÷.	÷.	Ê.	÷,	ţ,	÷~	ĴĘ,	ĴĘ,	
ŧ,	÷	÷	÷	÷.	÷~	÷.	÷~	ŧ,	÷.	ŧ,	÷,	ŧ	Ę,	
Ê	÷	Ê	Ê	Ê	Ê.	Ê.	Ê	Ê	Ê	Ê	Ê	ل ے آ	Ê	
Ê Ê	÷	Ê.	Ê.	Ê.	Ê.	Ê.	Ê	Ê Ê	Ê	Ê	Ê.	ل ت التح	Ê	
Ê	- <u></u>	Ê	- <u>+</u>	Ê	- <u>+</u>	Ê.	Ê.	Ê.	Ê.	Ê			ل تَّ	
÷	÷	Ê.	Ê.	Ê.	Ê.	÷	÷	Ê.	÷	Ê.	Ĵ Ţ	€	ĴĘ	
‡ 	÷.	÷	÷	÷	÷ ~~	÷	÷	÷.	÷	÷	‡ 	‡ 	‡ 	
‡ 	‡ 	‡	‡	÷	‡	‡	‡	‡	‡	‡	‡	‡	‡	
‡ 	‡ 	‡	‡	÷ 	‡	‡	‡	‡ 	‡ 	‡	‡	‡	‡	
‡ ^	‡ 	÷	‡ ^_	‡ ^	‡ ^	÷	÷ ÷	‡ ^_	‡ ^	‡ ^_	‡ ^_	‡ ^_	‡ 	
₹	÷ ^_	Ţ	÷ ^	ت ج	÷ ^_	÷ 	Ţ Ţ	÷ ^	ت ج	ت ج	Ţ Ţ Ţ	Ţ Ţ	Ţ Ţ Ţ Ţ	
∓ ^	∓ ^_	Ţ Ţ	Ţ Ţ	÷ ^_	Ţ Ţ	╤	Ţ Ţ	Ţ Ţ	÷ ^_	₽ ^_	Ţ Ţ	∓ ≁_	Ţ Ţ Ţ	
<u></u> ,_≁	÷ ~~	÷ ~~	÷ 	÷ ~~	÷ _~~	÷	÷ ~~	÷ ~	÷ 	; ,_≁	‡ ~~_	‡ 	‡ ~_	
‡ ^	‡ 	÷ ^_	ت جلم	‡ ^_	‡ ≁	‡ ^	ت مح م	‡ ^	‡ ^	‡ ^	‡ ~	‡ ^_	‡ ~_	
÷ ^_	÷ 	÷	÷	Ţ	Ţ Ţ	Ţ Ţ	Ţ	Ţ Ţ	÷	Ţ	Ţ Ţ	Ţ	Ţ Ţ Ţ	
÷ -	÷ -~~	Ŧ	÷	÷	Ţ	÷	Ţ	÷	Ţ.	Ţ	Ţ	Ţ	÷	
÷	÷	÷	Ê	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	
τ	÷	τ̈́	÷	÷	Ϋ́	÷	÷	Ξ	÷	Ξ	Ϋ́	ļŤ	羊	

Read address: 00110001001001110100001101101101000

- Activate row and pull data into sense amplifiers This destroys data in the row as capacitors drain (1)
- Read from page held in amplifiers at column index This does not destroy data in the amplifiers 2
- May make repeated reads from the same page at different column indexes 3

			С	olı	Jm	n	D	ec	00	lei				
	;			<u> </u> '										 'n
		C	se	ns	e ,	An	np	lif	iei	ſS				
														╜
														1
÷~	÷~	^		^		_ <u>_</u> ^							<u>_</u>	
÷	÷	÷	÷	÷ +	÷ +	÷	÷	÷	÷	÷	÷	÷	÷	
÷ 	÷ 	÷ 	*	* 	÷ 	+	÷ 	÷ 	÷ 	÷ 	÷ 	÷ 	÷ ^	
÷	÷	÷ -+	÷ -f	÷ f	÷ f	÷ f	÷ -f	÷ -f	÷ H	÷	÷ -f	÷	÷ f	
÷ f	÷ f	÷	÷	÷ ŧ	÷ €	÷ f	÷ f	÷ f	÷ f	 E	۔ ±	۔ ±		
- -f- H	÷ "f	÷ -f	÷ ÷	÷ ŧ	÷ ŧ	÷ ÷	· ·	÷ ÷	÷ -f‡	÷ ŧ	÷ -f	÷ ÷	÷ f	
÷	÷ ÷	Ť	÷,	÷,	÷,	÷	÷ -f÷	-LÊ	ЧН [,]	÷	÷,	÷.	÷	
÷	÷	÷	÷	Ê	÷	÷ +	ŕ ť	ά Η Έ	ή Η Υ	Ê.	÷.	Ê	Ê	
Ê	Ê	Ê	Ê	Ê	Ê	÷	Ê	Ê	Ê	Ê	Ê	Ê	Ê	
÷ -	÷ ÷	Ê	÷,	÷. 	÷,	÷ +	÷ +	÷ ÷	÷ ÷	÷,	÷.	÷.	÷.	
÷.	÷,	÷.	÷.	÷,	÷.	÷.	÷.	Ê	÷.	÷,	÷.	Ê	÷.	
÷	÷	÷	÷	÷.	÷.	÷.	÷	÷	± +÷	Ê.	÷	÷,	μ,	
÷	÷	÷	÷	÷.	÷.	÷.	÷	t÷ ,	t÷	Ê	Ê	Ξ.	Ţ Ţ	
÷	÷	÷	÷.	÷.	÷.	÷.	÷.	÷.	÷.	Ê.	Ţ Ţ	Ξ.	ļ÷,	
÷ ,	÷ ,	÷	÷.	÷.	÷	÷ -	÷	÷	÷	ĴÊ.	Ţ Ţ	Ĵ÷	Ĵ÷	
÷	÷	Ť	÷.	÷	÷	÷	Ξ.	÷	÷	÷	÷	÷	ţ	
ţ.	ţ.	÷.	÷.	÷	τ τ	÷	Ť	Ť	τ÷	÷	÷	÷	÷	
Ê	Ê Ê	Ê		Ê	Ê	Ê	Ê Ê	Ê.	Ê.	ل ے آ	- 	ل ے آ	ل ت التح	
Ť.	Ť.	÷ ÷	÷	÷ _	÷	÷	Ê.	Ê.	÷	Ê.	Ĵ.	Ť.	Ĵ.	
÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	Ţ.	÷	Ţ.	
÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	Ţ.	÷	Ĵ	
ŧ.	ŧ.	ţ	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷	÷.	
ŧ. —	ΗÊ —	ļΗŕ	Η̈́ —	ΪŤ Π	Ξ́	ΗÊ —	Ηŀ	_ بل آ	÷	<u>اڭ</u>	÷	主 一	lî L	P

Read address: 00110001001001110100001101101101000

- Activate row and pull data into sense amplifiers This destroys data in the row as capacitors drain (1)
- Read from page held in amplifiers at column index This does not destroy data in the amplifiers 2
- 3

May make repeated reads from the same page "Burst" reads load multiple columns at a time

			С	olı	١m	าท	D	ec	00	lei	_				
				<u> </u>		<u> </u>	<u> </u>		·	<u> </u>				<u>1</u>	ŋ
			Se	ns	e.	An	np	lif	iei	S					
															┛
															L
															ן ן
÷,	÷	Ê	÷.	÷	Ê	÷.	÷ t	Ļ Ļ	Ļ Ļ	÷	÷,	ŧ	÷,		
÷,	ŧ,	÷,	÷,	ŧ	÷,,,	÷,	÷,	÷,	÷.	÷,	÷.	÷.	÷,		
Ê	Ê	Ê	Ϋ́	Ļ Ļ	Ê	μ÷ Υ	Ê Î	Ê.	Ê.	Ê Ê	Ê	Ê	÷ +		
÷.	÷.	÷,	÷.	÷,	÷,	÷.	÷ ť	Ê.	÷,	÷,	Ê.	ĴĘ,	Ţ.		
ŧ,	÷,	ŧ	÷.	÷,	÷,	ŧ	÷.	Ê	÷,	Ê.	Ê	ļ÷,	ŧ		
÷. 	÷.	÷,	÷,	÷.	Ê.	÷,	÷ ť	÷.	÷.	÷.	÷.	ŢĘ,	÷,		
÷.	÷	÷.	÷	÷	÷	÷	÷	÷	÷	÷	÷.	ţ,	ţ,		
Ê	έ~	Ê	Ê.	÷	Ê.	÷	÷.	Ê.	Ê.	÷~	Ê.	ĴĘ	Ţ Ţ		
ŧ,	÷,	ŧ,	÷,	÷,	÷,	÷,	÷,	÷,	÷.	÷,	÷.	ŧ,	ŧ,		
έ, Έ	έ, Έ	Ê,	÷,	Ê.	Ê,	÷.	÷.	Ê.	÷.	÷.	Ê.	Ĵ÷,	Ę,		
έ, Έ	÷	÷	÷	÷	÷	÷	÷	÷	ŧ,	÷	÷	ŧ,	÷~		
έ	Ê	Ê		Ê	Ê	Ê.	μ÷ -	Ê	Ê	Ê	Ê		_ ث		
τ, τ,	Ϋ́Η̈́Η̈́	÷	Ê	Ê,	Ê.	Ê	Ê	Ê	ήĤ	Ĥ	Ê	_ ث	ĴĘ		
÷.	÷	Ê	÷ ÷	÷.	÷.	÷,	÷ ÷	Ê	Ê.	Ê.	÷.	ļ÷,	Ê		
÷ ÷	÷.	Ê	÷.	÷.	Ê	÷.	÷ ÷	÷.	÷.	Ê.	Ê.	Ĵ Ĵ Ĵ	Ê.		
Ê.	Ξ.	ήĤ	ήΗ	Ê.	Ξ.	ĤĤ	ήή. 	Ê,	Ê	Ê,	ή÷ Γ	Ξ÷	ήĤ,		
έ, 	÷	ŧ	÷~	÷	Ê.	÷~	÷.	ŧ,	÷~	ŧ,	Ê.	ĴĘ	Ţ Ţ		
έ, Έ	Ê,	Ê	Ê.	Ê.	Ê,	Ê.	Ê.	Ê.	Ê.	Ê.	Ê.	ĴĘ,	Ê.		
÷.	÷~	÷.	÷.	÷.	Ê.	÷.	÷ ÷	Ê.	Ê.	Ê.	Ê.	Ĵ Ĵ Ţ	Ţ.		
÷,	÷,	÷	÷	÷	Ê	÷	Ê.	Ê	Ê	Ê	ļ÷]÷	Ĵŝ.		
Ê	Ê	Ê	Ê.	Ê	Ê	÷.	Ê.	Ê	Ê	Ê	÷	Ĵ Ê	Ê		
÷,	έ. Έ.	Ê	÷.	Ê,	Ê	Ê	÷.	Ê	Ê.	Ê.	Ê	ļ÷,	ĴĘ,		
έ,	÷.	÷	÷	÷.	÷.	÷	÷ ť	÷.	÷.	÷.	÷ ÷	ĴÊ.	Ĵ÷		Η

- Activate row and pull data into sense amplifiers This destroys data in the row as capacitors drain (1)
- Read from page held in amplifiers at column index 2 This does not destroy data in the amplifiers
- May make repeated reads from the same page "Burst" reads load multiple columns at a time 3
- 4

Before a new page is fetched, old row must be written back because data was destroyed

for coalesced vs. scattered reads

SO WHAT DOES THIS ALL MEAN?

for(y=0; y<M; y++) { for(x=0; x<N; x++) { load(array[y][x]);

Row-major array traversal

```
Row read latency
T_{RAS} = T_{RP} + T_{RDC} + C_{L}
   13x slower than
    column access
```

DATA ACCESS PATTERNS REALLY MATTER

Row-major array layout

for(x=0; x<N; x++) {</pre> for(y=0; y<M; y++) { load(array[y][x]);

Column-major array traversal

0% 10%

OpenMP Fortran OpenACC Fortran (loop) OpenACC Fortran (kernels)

Fortran StdPar (loops)

Fortran StdPar (intrinsic)

C++ StdPar

CuPy

OpenMP C++

OpenACC C++ (loop)

CUTENSOR C++

CUBLAS C++

OpenMP C

OpenACC C (loop)

OpenACC C (kernels)

SO WHAT WENT WRONG? Matrix Multiplication: C = C + A * B

% of CUBLAS (DGEMM)

The simple FORTRAN stdpar code is listed

- The B matrix has good memory access
- The A matrix has strided access
- What the cuBLAS library does for a matrix multiply
 - Divides up the A and B matrix into blocks
 - Loads these blocks into shared memory
 - Load from shared memory into registers
 - Perform unrolled math using registers
 - Store results
- Loads are all handled asynchronously
- Modern versions use tensor cores for the math

IT IS ABOUT MEMORY ACCESS


```
do concurrent (j=1:order, i=1:order) local(T)
  do concurrent (p=1:order) ! Implicit reduction
   T = T + A(i,p) * B(p,j)
```


But my program isn't a matrix-matrix multiply My mesh is unstructured or my data access is random

WHAT DO WE KNOW SO FAR

GPU Programming is easy, just...

Load as little data as possible

Access the data so it is adjacent for optimal bandwidth

Reuse the data a lot of times

i.e., Perform dense matrix-matrix multiplies

MEMORY LATENCY

Latency - Time between your first request and the data arrives Bandwidth - How much data you get in a given time once the transfer starts

Low Latency (left) High bandwidth (right)

GPUs have very high bandwidth compared to CPUs (1.6GB/s vs 0.2 GB/s) But also have higher latency than CPUs (400ns vs 100ns)

- Remember that scheduler I mentioned??? It schedules work on an SM

- What can you do?
- Schedule multiple types of work
 - Fetch data and FLOPS
- Reduce resources
 - Registers and shared memory
- It is always a good idea to
 - Have multiple blocks on an SM
 - Ideally a mix of work
 - Use your shared memory wisely

WORKING WITH HIGH LATENCY **Over-Subscription and Concurrency**

Fits as many blocks as it can based on resources. If it schedules 2048 threads occupancy is at 100% If a chunk of threads (warp) gets stalled while waiting for memory, another gets swapped in who is ready

A100 SM Resources									
2048	Max threads per SM								
32	Max blocks per SM								
65,536	Total registers per SM								
160 kB	Total shared memory in SM								
32	Threads per warp								
4	Concurrent warps active								
64	FP32 cores per SM								
32	FP64 cores per SM								
192 kB	Max L1 cache size								
90 GB/sec	Load bandwidth per SM								
1410 MHz	GPU Boost Clock								

SUMMARY

- GPUs are here with us, they are not going anywhere

IN SUMMARY

Computing has changed a lot in the last 50 years, and it will continue to change • As computing has evolved, complexity has grown, and the tools have evolved to make this tractable Programming GPUs (and CPUs really) one needs to focus on the memory access and use patterns Think about memory access patterns when you design your algorithm

When choosing a programming model, one needs to balance flexibility with performance

• Use libraries when possible, the designers of these libraries focus on the details I'd rather ignore Profile your code often throughout the development process, optimize accordingly

